SRAMCR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SRAMCR2

SRAM control register 2

WDS	Write Data setup time (WDS+1) cycle
WDH	Write Data hold time (WDH+1) cycle
TA	Turnaround time cycle
AWDH	Address to write data hold time cycle
LC	Latency count
RD	Read cycle time
CEITV	CE# interval min time

() ()